



# Smart Class: Room no. 118

## SILVER JUBILEE CELEBRATIONS


### INAUGURATION




Room no. 12



Room no. 13





...liya Vishwavidyalaya 

School of Electronics  
&  
Department of Engineering and Technology  
Organizing

Short Term Course on  
Advanced Layout Design Methodologies using Cadence Design Flow™

Date: 8<sup>th</sup> – 12<sup>th</sup> Jan



Introduction to  
VLSI



# Electronics Lab

```
Editor - C:\Users\Student\Desktop\lab\my\lab.La  
1 a=9:  
2 b=6:  
3 c=a*b:  
4 disp(c):
```





# VLSI & Embedded Systems Laboratory

